Abstract-A complete reliability study of the DC and RF characteristics for InGaAs nMOSFETs with Al 2 O 3 /HfO 2 dielectric is presented. The main stress variation at high frequencies is related to a threshold voltage shift, whereas no decrease is found in the maximum of the cutoff frequency and RF transconductance. Constant gate stress leads to a charge build up causing a threshold voltage shift. Furthermore, electron trapping at the drain side degrades the performance after hot carrier stress. The maximum DC transconductance is reduced following constant gate bias stress, by an increase in charge trapping at border defects. These border defects at the channel/high-κ interface are filled by cold carrier trapping when the transistor is turned on, whereas they do not respond at high frequencies.
I. INTRODUCTION

I
II-V METAL oxide semiconductor field-effect transistors (MOSFET) are promising candidates for future application that require low-power and high-frequency [1] . Due to the high electron mobility and large injection velocity, InGaAs n-channel transistors can reach high on-currents at low sourcedrain voltages [2] . Major process improvements, including high-κ to channel interface quality and source/drain series resistance have been made in the last few years [2] - [4] . Currently, there are only a few investigations of relevant reliability issues [5] - [7] . In this letter, we investigate the key degradation problems of raised source/drain InGaAs transistors after hot carrier injection and bias temperature instability. A complete degradation study of the DC-and RF device characteristics is presented. Fig. 1(a) shows the basic structure of the investigated nMOSFET. An SiO 2 -like dummy gate on top of the not intentionally doped and 10-nm-thick In 0.53 Ga 0.47 As channel was used as hard mask for source/drain regrowth (Sn doping: about 5·10 19 cm −3 ). After dummy gate removal, the sample surface was treated with (NH 4 ) 2 S (10%). The gate oxide was deposited by ALD using 10 cycles of TMA and H 2 equivalent oxide thickness is 2.3nm. The width of the two gate fingers is 15μm. A detailed description of the process can be found in [4] . Direct current (DC) and high frequency (RF) measurements were performed using a Keithley SMU and an Agilent PNA network analyzer. For S-parameter calibration, the off-chip load-reflect-reflect-match method and on-chip de-embedding short and open structures were used. Sourceand drain resistances of 17 were determined using the channel resistance method. Constant DC stress at room temperature was applied and subsequently I d V g and S-parameters were measured. The I d V g was measured from −1V to +1V after positive stress and from +1V to −1V after negative stress. An initial recovery occurs at the starting bias of the IV sweep. The I d V g measurement was repeated after the S-parameter measurement, showing no significant further recovery due to the parameter determination. The recovery process was not analyzed in this letter. The threshold bias was determined taking the point and slope of the maximum transconductance and extrapolating the linear function to zero current. Especially the increase in transconductance (g m ) with frequency (f ), deduced from the RF measurements (Y 21 -parameter), was analyzed [ Fig. 1(b) ]. The g m (f) dependence in high-κ InGaAs MOSFETs is generally modeled by cold carrier trapping into the oxide [8] - [10] . A similar model is used to explain the small stable I d V g hysteresis found also in early high-κ/silicon devices [11] . Using the g m -frequency increase, the amount of charges trapped at border defects (N bt ) and tunneling depth (x m ) was calculated based on an elastic tunneling model (eq. 1) [9] , [10] . The model assumes a constant capture cross 0741-3106 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
II. DEVICES AND MEASUREMENT
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Here, e is the elementary charge, g mi is the transconductance at a frequency (f mi ) high enough that g m is constant, C s and C ox are the semiconductor-and the oxide capacitance, respectively. For the tunneling parameters, λ = 1.6·10 −8 cm was chosen [10] . The measured trap density is also depending on the energy which is determined by the band bending at a certain gate bias and threshold bias (V g -V th ).
III. RESULTS AND DISCUSSION Fig. 1(b) illustrates the change in measured RF characteristic due to positive bias temperature stress (PBTI). The RF-g m (≈ real part of Y 21 ) is plotted taking the threshold shift ( V th = 0.095V) after PBTI into account. The g m (f) dispersion increases after stress. Fig. 1(b) shows that the RF-g m curves overlap above 20GHz, which shows that they are only shifted by V th . The same trend is valid after negative bias temperature stress (NBTI). The maximum of the cut-off frequency (f t ) is constant within the error range (Table I) , and directly related to the g m maximum [13] . The maximum is shifted to higher or lower gate biases for PBTI -and NBTI stress, respectively.
Applying BTI stress leads to a degradation in V th , in subthreshold slope (SS) and a decrease in the maximum transconductance (g max ) under DC conditions (Table I, Fig. 2 ). The V th and DC-g max degradation follows a power law. The time slope (n) is determined with an error due to the initial recovery [14] . The time slope of the V th degradation is stress bias independent within small variations. Applying a positive gate stress leads to a V th increase with a time slope of 0.27±0.03 consistent with the SS increase and independent of the gate length [ Fig. 2(a) ]. Applying a negative gate stress V th with stress time at 25°C is plotted in (a). The results for a 50nm long MOSFET with a time exponent (n) of 0.25 and 0.17 for PBTI (left) and NBTI (right). The DC-g max and SS degradation is plotted in (b). To the left, the DC-g max reduction for PBTI at +3V (n = 0.2) and for NBTI at −3V (n = 0.4). To the right, the SS increase.
leads to a V th decrease with a time slope of 0.17±0.04 [ Fig. 2(a) ]. The V th reduction gets worse, with decreasing gate length (Table I ), due to a higher initial trapping (C). The measured time slope is independent of gate length. This indicates that the density of charges initially trapped from the transistor contacts is higher than the density of charges trapped from the middle of the channel during stress. Charges at the nMOSFET edges have a higher influence on the barrier height, which determines the V th , for short channel transistors. A higher trapping rate at the gate edges can be related to the high leakage current flow from the gate to the regrown contacts under NBTI conditions and a reduced oxide quality/thickness at the sidewall of the raised source/drain transistor. The V th shift is measured at both high and low frequencies. Different models are available to explain the build up of permanent charges or charges with long detrapping time constants (≥1d) after BTI stress in high-κ silicon technology, but no SS degradation is observed in these devices. Electron trapping inside the gate stack is a common model for PBTI degradation [14] . The interfacial H-bond breaking or the switching oxide trap model are used to explain the NBTI reliability [12] , [15] .
The time slope for the DC-g max after PBTI stress is similar to that of the V th increase with an average of 0.25±0.06 [ Fig. 2(b) ]. This indicates similarities in the degrading process. After NBTI stress the time slope (n) of the DC-g max degradation decreases from 0.8 to 0.2 with increasing stress bias from −2.5V to −3.5V. The time slope variation could indicate a strong saturation effect [15] [ Fig. 2(b) ]. High frequency results show no g max and consequently nearly no f t degradation after both PBTI and NBTI (Table I ). The amount of trapped charge in border defects (N bt ) extracted from the g m frequency dispersion increases with constant gate stress (Fig. 3) . Charge trapping at border defects occurs during transistor on-state at frequencies below 20GHz [ Fig. 1(b) ]. This leads to the decrease in DC-g max with stress. The increase in charge trapping can possibly be explained by creation or an activation of defects, due to diffusion or charging processes near to or at the high-κ/InGaAs interface after stress. The PBTI results are in agreement with other studies on InGaAs Fig. 3 . Charges trapped at border defects 3Ȧ from the semiconductor/high-κ interface before and after a BTI stress for a typical transistor (L Gate = 50nm) at 25°C is shown. A negative and positive gate stress of −3V (a) and +2V (b) is applied. transistors with Al 2 O 3 gate [5] , [7] , in which the creation of permanent traps is described. Further investigation will give a clearer insight in the charging and defect creation processes at the S passivated InGaAs/Al 2 O 3 interface and its time constants.
Hot carrier stress (HCI) leads to a large V th increase (compare to PBTI Table I ). A small SS degradation is observed (Fig. 4) . In our earlier work, we found a current flow caused by impact ionization at large drain biases [4] . High energy channel electrons and possibly secondary electrons created by impact ionization are injected at the drain side [16] and cause the positive V th shift. Also, the high-κ quality/thickness towards the drain contact is essential for HCI reliability. The measured time exponent (n) of the V th shift is between 0.1 and 0.2. No DC-g max decrease is found if a low stress potential of 1V at the gate is applied (Table I ). The number of defects available for cold carrier trapping in the channel is not increased, possibly because the HCI damage is concentrated at the drain edge for the raised source drain structure. The RF results further show a slight increase in f t (Table I) , which could be related to changes in source/drain resistance. The transconductance and SS results after stress agree with the observation made for InGaAs MOSFET with Al 2 O 3 oxide [6] , but the V th -shift was observed in both the subthreshold and inversion region for the Al 2 O 3 /HfO 2 gate oxide.
IV. CONCLUSION
The reliability of a raised source/drain InGaAs nMOSFETs with high-κ are investigated. Prestress border defects, available for cold carrier trapping, are responsible for transconductance frequency dispersion. An increase in cold carrier trapping to border defects and a decrease in maximum DC transconductance with constant gate stress is observed. The threshold bias shift under constant positive and negative gate stress is mainly caused by charge accumulation. Those charges do not influence the maximum transconductance measured at high frequencies. The threshold bias related transconductance shift is the main factor for cut-off frequency variation. Hot carrier stress at a gate bias of 1V does not effect the cold carrier trapping, but electron trapping increases the threshold voltage.
